
2010-2012 Microchip Technology Inc.
DS39977F-page 183
PIC18F66K80 FAMILY
TABLE 11-6:
SUMMARY OF REGISTERS ASSOCIATED WITH PORTC
RC7/CANRX/
RX1/DT1/
CCP4
RC7
0
O
DIG
LATC<7> data output.
1
I
ST
PORTC<7> data input.
1
I
ST
CAN bus RX.
1
I
ST
Asynchronous serial receive data input (EUSARTx module).
1
O
DIG
Synchronous serial data output (EUSARTx module); takes priority over port data.
1
I
ST
Synchronous serial data input (EUSARTx module); user must configure as an
input.
CCP4
0
O
DIG
CCP4 compare/PWM output; takes priority over port data.
1
I
ST
CCP4 capture input.
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
PORTC
RC7
RC6
RC5
RC4
RC3
RC2
RC1
RC0
LATC
LATC7
LATBC6
LATC5
LATCB4
LATC3
LATC2
LATC1
LATC0
TRISC
TRISC7
TRISC6
TRISC5
TRISC4TRISC3TRISC2TRISC1TRISC0
ODCON
SSPOD
CCP5OD
CCP4OD
CCP3OD
CCP2OD
CCP1OD
U2OD
U1OD
Legend:
Shaded cells are not used by PORTC.
TABLE 11-5:
PORTC FUNCTIONS (CONTINUED)
Pin Name
Function
TRIS
Setting
I/O
Type
Description
Legend:
O = Output; I = Input; I2C = I2C/SMBus; ANA = Analog Signal; DIG = CMOS Output; ST = Schmitt Trigger Buffer Input; x
= Don’t care (TRIS bit does not affect port direction or is overridden for this option)
Note
1:
The pin assignment for 28, 40 and 44-pin devices (PIC18F2XK80 and PIC18F4XK80).
2:
The alternate pin assignment for CANRX and CANTX on 28, 40 and 44-pin devices (PIC18F4XK80) when the CANMX
Configuration bit is set.